Hot-carrier degradation for 90 nm gate length lightly-doped drain (LDD) NMOSFET with ultra-thin (1.4 nm) gate oxide is investigated under the low gate voltage stress (LGVS) and peak substrate current ( sub,max ) stress. It is found that the degradation of device parameters exhibits saturating time dependence under the two stresses. We concentrate on the effect of these two stresses on gate-induced-drain leakage (GIDL) current and stress induced leakage current (SILC). The characteristics of the GIDL current are used to analyse the damage generated in the gate-to-LDD region during the two stresses. However, the damage generated during the LGVS shows different characteristics from that during sub,max stress. SILC is also investigated under the two stresses. It is found experimentally that there is a linear correlation between the degradation of SILC and that of threshold voltage during the two stresses. It is concluded that the mechanism of SILC is due to the combined effect of oxide charge trapping and interface traps for the ultra-short gate length and ultra-thin gate oxide LDD NMOSFETs under the two stresses.
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As the downscaling of gate oxide continues, the distribution of the lateral fields is changed in lightlydoped drain (LDD) NMOSFETs and the maximal lateral field occurs in the LDD region. Hot-carrier degradation becomes more and more serious because of these changes. Meanwhile, a lot of degradation phenomena and mechanisms during hot-carrier stress (HCS) in LDD-MOSFET are different from those in the conventional MOSFET. Gate-induced-drain leakage (GIDL) current is reported to be altered by hotcarrier stress HCS due to the generation of interface traps (∆ ) and oxide-charge trapping (∆ ). [1−6] Various mechanisms have been proposed to explain the impacts of HCS on GIDL current. [1−5] The stress induced leakage current (SILC), namely the excess low field current across a thin gate oxide after a high electric field stress, is a major concern for the longterm reliability and the scaling of the tunnel oxide in nonvolatile memories. [7−10] SILC is also observed and plays an important role in reliability of device during hot-carrier stress. However few studies have concentrated on SILC in MOSFET under HCS. In this Letter, the HC degradation and the mechanism of damage are studied under the low gate voltage stress (LGVS) and peak substrate current ( sub,max ) stress in the ultra-short gate length and ultra-thin gate oxide LDD NMOSFETs. The emphasis of this paper is on the effect of these stresses on GIDL and SILC. We separate the impacts of ∆ and ∆ on GIDL current depending on stress and measurement conditions. SILC is also investigated under these two stresses. It is found experimentally that there is a linear correlation between the degradation of SILC and that of threshold voltage th during the two stresses. It can be concluded that the mechanism of SILC is due to the combined effect of oxide charge trapping and interface traps for the ultra-short gate length and ultra-thin gate oxide LDD NMOSFETs under the two stresses.
The devices used in the experiments are LDD NMOSFETs, fabricated in a standard 90 nm CMOS technology. The LDD NMOSFET is a surface device with N + poly-Si gate. The gate oxide thickness of the device is 1.4 nm with decoupled-plasmanitridation processing. The devices have a channel width of 100 µm, and length of 0.09 µm. HCS was performed by fixing the drain stress voltage at 2.3 V and setting the gate stress voltage at 0.2 V for LGVS, 1.43 V for sub,max stress. All measurements were made with an Agilent B1500A semiconductor parameter analyser. Stress was interrupted at regular intervals while device parameters were measured. In the first 500 s stress time, the interval time was 50s; in the second 500 s stress time, the interval was 100s; after these, the interval was 1000 s. GIDL current GIDL was periodically monitored at each stress condition.
GIDL was measured by fixing at 1.2 V and sweeping from −1.5 V to 0 V. The SILC was characterized by measuring the − (gate current-stress time) characteristic at constant voltage at regular intervals. The SILC was measured at = 0.8 V during stress for NMOSFET. All experiments were performed at room temperature.
The degradation of device parameters under the two stresses is presented as shown in Figs rate (slope of the time dependence plots) of both parameters decreases with stress time increasing (i.e. the rate coefficient saturates). The observed phenomenon can be explained by the two-stage degradation in LDD NMOSFET. [11−14] The two-stage mechanism is due to the combined effect of an increase of series resistance in the LDD region and a reduction of carrier mobility in the channel/LDD overlap region. These saturating characteristics make the conventional * time dependence extrapolation inconsistent and inaccurate. Figure 1 shows the time dependence of degradation of device parameters in the log-log scale under LGVS.
th in the NMOSFET increases and the other parameters in the NMOSFET decrease with stress time increasing. The th degradation is the most serious, the maximum transconductance mmax degradation is the second, and the saturation drain current dsat degradation is larger than the linear drain current dlin degradation. Figure 2 shows the time dependence of degradation of device parameters in the log-log scale under sub,max stress. th in the NMOSFET increases and the other parameters in the NMOSFET decrease with stress time increasing too. It can be seen that the comparison of the degradations among th , dlin , dsat The damage is investigated by the analysis of GIDL current. The GIDL current is very sensitive to the trapped charges and the interface traps in the gate-to-LDD region. For NMOSFETs, all the interface traps become neutral at high drain-gate voltage ( = − ), thus only the oxide trapped charges affect the GIDL current.
[3] However, at low , interface traps alter the GIDL current by introducing a trap-assisted leakage component.
[6] Figure 3 shows the time dependence of the change of GIDL current ( GIDL − GIDL0 )/( GIDL0 ) under LGVS. In Fig. 3 , GIDL increases and becomes saturated eventually when measured at a low ; but GIDL decreases and becomes saturated eventually when measured at a high . From the change of GIDL at low , it is concluded the generation of the interface traps occurs during LGVS and becomes saturated after a long stress time. The interface traps generated during the LGVS can assist band-to-band tunnelling and result in the increase of GIDL . From the change of GIDL at high , it is concluded that the trapping of holes in the oxide occurs during the LGVS and becomes saturated after a long stress time. These trapped holes at the interface depress energy band bending of Si at the interface in the gate-to-LDD region. As a result, the tunnelling length of electrons from valance band to conductance band becomes longer, which results in the decrease of GIDL . From the above analysis, it is concluded that hot holes are injected into interface and generate interface states under LGVS in the gateto-LDD region. Figure 4 shows the time dependence of the change 017304-2 of GIDL current under sub,max stress. As shown in Fig. 4 , GIDL decreases and becomes saturated after a long stress time when measured at a low , which indicates that interface traps which can form hole traps are generated and holes are trapped by the interface traps during sub,max stress. Meanwhile, GIDL decreases during the initial stress and then becomes saturated after a short time of stress when measured at a high as shown in Fig. 4 . Since GIDL is always enhanced by interface traps due to trap-assisted leakage mechanism, [4] a significant number of holes might have been injected into the oxide in the beginning of stress, which causes the initial decrease of GIDL . These holes result in the generation of interface traps which can capture holes and they are also trapped by the interface traps. These interface traps can capture subsequent holes injected into the oxide and make them difficult to be trapped in the oxide, so GIDL starts to becomes saturated. From the above analysis, it is concluded that sub,max stress itself involves hole injection in the gate-to-LDD region, but most of the holes are not trapped in the oxide. The characteristics of GIDL current are used to analyse the damage generated during the two stresses. It is confirmed that both LGVS and sub,max stress involve hot-hole effect in the gate-to-LDD region. However, they are different from each other. For LGVS, holes are trapped in the oxide and the generation of holes becomes saturated after a long stress time. At the beginning of sub,max stress, a significant number of holes inject into the oxide. These holes result in the generation of interface traps which can capture them and the subsequent holes injected to the oxide, and then the holes can not be trapped in the oxide.
In order to further investigate the effect of these two stresses on the damage of device, SILC is also monitored during stresses. We suppose ( − 0 )/( 0 ) as the SILC, where is the gate leakage current measured by the interruption of stresses, and 0 is the initial gate leakage current. Figure 5 shows the time evolution of SILC in the log-log scale under LGVS in NMOSFET. SILC in the NMOSFET increases towards positive direction. However, the degradation slope of SILC becomes smaller with stress time increasing. A two-stage degradation phenomenon is also observed. It is clear that SILC will get saturated after a long stress time. Figure 6 shows the time evolution of SILC under sub,max stress in LDD NMOSFET. SILC in the NMOSFET decreases with stress time increasing and also becomes saturated after a long stress time. In our experiments, an interesting fact is observed that there is a good linear correlation between the degradation of SILC and that of th in MOSFETs during the two stresses as shown in Figs. 7 and 8 . The origin of SILC in NMOSFET during the two stresses can be investigated by making a good analysis on the experimental result. th is one of the most important parameters. It is well known that th in NMOSFET can be expressed as
where Φ is the Fermi potential, the electron charge, the silicon dielectric constant, 0 the permittivity of free space, the acceptor doping concentration, the oxide capacitance, and Φ the metalsemiconductor work function difference. [15] Here, is defined as the trapped-oxide sheet charge density, and is the interface trapped charge density at Si/SiO 2 interface. The change in threshold voltage 017304-3 ∆ th is then given as
Equation (2) indicates that the shift of th is due to both oxide trapped charges and interface traps. It is found experimentally that there is a linear correlation between the degradation of SILC and that of th during the two stresses. This linear correlation indicates that SILC degradation and th degradation have the same origin. As th degradation is resulted from oxide trapped charges and interface traps, it can be inferred that the origin of SILC is also attributed to both of them during the two stresses.
For LGVS, since the gate voltage is equal to th and relatively small, the hole-injection in the oxide is dominant. [16] Some holes are trapped in the oxide and become trapped positive charges. When SILC is measured at = 0.8 V during LGVS, electrons can be emitted from the inverted channel. Interface traps at the Si/SiO 2 interface can serve as a stepping stone. They capture the electrons from the inverted channel effectively and then emit these electrons into the oxide immediately. The oxide trapped positive charges lower the barrier height and enhance the electric field of the oxide, which can make more and more electrons tunnel through the oxide. Then the gate current increases during the measurement of SILC. Therefore, due to the combined effect of oxide trapped charges and interface traps, SILC increases with stress time during LGVS.
For sub,max stress, although it involves hole injection in the gate-to-LDD region, most of the holes are not trapped in the oxide. Some electrons from the inverted channel can gain kinetic energy in the lateral electric field, and then overcome the Si-SiO 2 barrier height and inject into the oxide during sub,max stress. [17] A part of them are trapped in the oxide and become oxide trapped negative charges. During the measurement of SILC, electrons can be emitted from the inverted channel. Interface traps at the Si/SiO 2 interface play the same role as they do during the measurement of SILC under LGVS. However, the oxide trapped negative charges generated during sub,max stress can prevent electrons from tunnelling through the oxide by enhancing the barrier height and lowering the electric field in the oxide. The probability of electron tunnelling through the oxide becomes smaller, which results in the decrease of gate current during SILC measurement. Thus, SILC decreases with stress time during sub,max stress.
In summary, the hot-carrier degradation for 90nm channel length LDD NMOSFET with ultra-thin (1.4 nm) gate oxide under the LGVS and sub,max stress has been investigated. We concentrate on the effects of these two stresses on GIDL current and SILC. The damage generated during the two stresses has been studied by analysing the characteristics of GIDL current. However, the damage generated during the LGVS shows different characteristics from that during sub,max stress. For LGVS, holes are trapped in the oxide and the generation of holes gets saturated after a long stress time. For sub,max stress, a significant number of holes inject into the oxide at the beginning of stress, and these holes induce the generation of interface traps which can capture them and the subsequent holes injected into the oxide. Therefore, the generated interface traps make the holes trapped into the oxide difficultly. SILC is also investigated under these two stresses. It is found that there is a linear correlation between SILC degradation and th degradation. It is concluded that the SILC in ultra-short gate length and ultra-thin gate oxide LDD NMOSFET under the two stresses is due to the combined effect of oxide charge trapping and interface traps.
